Cadence Cerebrus to Enable Chip Design with ML: PPA Optimization in Hours, not Months
The design of most leading edge processors and ASICs rely on steps of optimization, with the three key optimization points being Performance, Power, and Area (and sometimes Cost). Once the architecture of a chip is planned, it comes down to designing the silicon of that chip for a given process node technology, however there are […]

